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Abstract The design of a 100 kHz frequency reference based
on the electron mobility in a MOS transistor is presented.
The proposed low-voltage low-power circuit requires no off-chip
components, making it suitable for Wireless Sensor Networks
(WSN) applications. After one-point calibration the spread of its
output frequency is less than 1.1% (3σ) over the temperature
range from -22 ◦C to 85 ◦C. Fabricated in a baseline 65-nm
CMOS technology, the frequency reference occupies 0.11 mm2
and draws 34 µA from a 1.2-V supply at room temperature.
I. INTRODUCTION
Wireless Sensors Networks (WSN) need radios that are
small, cheap and energy efficient. The largest fraction of the
energy used in each node of a WSN is spent in idle listening
to the channel [1]. If each node is equipped with an accurate
time reference, synchronous networks can be employed to
reduce the idle listening time. In that case, a higher accuracy
of the time reference allows the receiver to predict the timeslot
used by the transmitter with smaller error and to employ,
consequently, a lower duty-cycle. Accuracy of a few ppm can
be achieved by crystal-controlled oscillators (XCOs) but since
such external components should be avoided in WSN nodes,
accuracy can be given up for the sake of integration.
The tradeoff between integration and time/frequency accu-
racy is also present in the RF front-end. While commercial
communication systems require high frequency accuracy, ra-
dios for WSN can be optimized to relax such specifications
and so frequency accuracies of only a few percent are needed
[1] [2]. In addition, the available power is limited to tens of
µW, since the time reference is turned on continuously, and the
supply voltage must be kept low to be compliant with typical
WSN energy sources, such as batteries and energy scavengers.
Recently, much work has been devoted to implementing
fully integrated frequency references in standard microelec-
tronic technologies. The current state-of-the-art is illustrated
in Fig. 1. LC oscillators [3] can provide accuracy and phase
noise performances comparable to XCOs; however, it is im-
practicable to reduce their power consumption below 100 µW
due to limited Q of integrated inductors and the possible
need for high-speed frequency dividers. The accuracy of the
compensated ring oscillator in [4] is high enough for WSN
applications, but its power consumption is in the mW range.
A very stable physical effect, i.e. the thermal diffusivity of bulk
silicon, could be exploited for use in frequency references [5];
however, the silicon substrate needs to be heated to measure
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Fig. 1. Comparison among fully integrated oscillators that can replace XCOs
in various applications; XCOs point is given as reference.
the diffusivity and this requires a few mW. The trimmed RC
oscillator described in [6] also seems to achieve performances
suitable for WSN, although the effect of process spread is not
discussed.
An alternative way of realizing an accurate fully integrated
oscillator is by employing charge mobility as a reference [7].
Mobility is less sensitive to process variations than other pa-
rameters, such as polysilicon resistance or oxide capacitance,
and its standard deviation is less than 2% at room temperature
for the adopted process. Although the temperature dependence
of the mobility is large (approximately T−1.5), it is well
defined and can be compensated for. The effect of process
spread can then be removed by a single room temperature
calibration.
This paper presents a proof of concept of a fully integrated
oscillator referenced to the mobility, which can cover the
WSN application area in Fig. 1. The oscillator is based on
a current-controlled relaxation oscillator, in which the current
is proportional to the mobility. Experimental validation of such
approach will be provided, demonstrating a frequency spread
in the temperature range of interest of less than 1.1% after
one-point calibration and a power consumption of 41 µW.
The circuit is presented in section II; experimental results are
shown in section III and conclusions are drawn in section IV.
II. CIRCUIT DESCRIPTION
A. Oscillator structure
A simplified schematic of the oscillator is shown in Fig. 2. It
consists of a current reference, two current mirrors M1−MA
and M1−MB , two capacitors CA and CB and a comparator.
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Fig. 2. Mobility-referenced oscillator.
The drain current of M1 is mirrored by MA and MB with a
gain of four and, as explained in the next section, is given by
I1 =
IA
4
=
IB
4
=
µnCox
2
W1
L1
kV 2R (1)
where µn is the electron mobility, Cox the gate capacitance
per unit area and k a constant determined by ratios of matched
transistors sizes. As shown in the timing diagram in Fig. 3,
CA and CB are alternatively precharged to Vr1 and then
linearly discharged by MA and MB . When the voltage on
the discharging capacitor drops below Vr2, the output of the
comparator switches and the linear discharge of the other
capacitor starts immediately, while the recharge is delayed by
D. The delay D ensures that non-idealities of the comparator
do not affect the slope of the discharge at the crossing of Vr2
and it is not critical, as it does not influence the period T . The
delay D and the signals driving the switches are generated by
a digital circuit not shown in Fig. 2.
By inspecting Fig. 2 and Fig. 3, the period and frequency
of oscillation can be easily determined, and from (1):
T =
2C
IA
(Vr1−Vr2)⇒ f =
1
T
= µnk
Cox
W1
L1
C
V 2R
Vr1 − Vr2
(2)
where C=CA=CB . CA and CB are implemented with MOS
capacitors operated in inversion and matched with transistor
M1, in order to obtain a process and temperature independent
ratio CoxW1/L1C . If the reference voltages Vr1 and Vr2 are
obtained from a bandgap reference, the residual frequency
variations will be due to the spread and temperature depen-
dence of the mobility and the voltage VR. The latter can be
used as a control voltage to compensate for the effects of
temperature variations and process spread.
The two multiplexers at the input of the comparator are
driven by the signal chop, shown in Fig. 3, to mitigate the ef-
fect of comparator offset. Thus, with an offset Vos at the com-
parator input, the output is switched when VA = Vr2 − Vos or
VB = Vr2 + Vos and the total error in the period is given by
∆t
T
∼=
Vos
2(Vr1 − Vr2)
(
∆C
C
−
∆I
IA
)
(3)
where ∆C=CA−CB and ∆I=IA−IB . Hence, if the capacitors
and current mirrors are well matched, the resulting error
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Fig. 3. Oscillator waveforms.
is small. Since those components work at low frequency,
good matching can be obtained by increasing device area and
without significantly affecting oscillator’s performances.
B. Current reference
The operation of the circuit in the dashed box in Fig. 2 can
be understood by noting that M2, M4 and OA2 constitute a
low-voltage current mirror and that M1 is effectively diode-
connected through OA1 and R. Using the square-law MOS
model, it is possible to derive [8]
I1 =
µnCox
2
W1
L1
V 2R(√
n
m − 1
)2 (4)
where n = W4/L4W2/L2 and m =
W3/L3
W1/L1
.
The complete schematic is shown in Fig. 4. The current
source I0 is implemented by the unity-gain cascode current
mirror M5 − M8. The value of I0 is fixed by the current
mirror M9−M12 and by the external opamp1, which forces a
voltage drop VR on R1, so that R0I0 = R0R1
W9/L9
W11/L11
VR = VR.
Resistance values (R0 = 200 kΩ, R1 = 20 kΩ) are chosen as
a tradeoff between resistor area, current consumption and the
contribution of the parasitic currents through R12.
The start-up circuit and the implementation of the opamps
are shown in the dashed boxes in the figure. A folded cascode
structure is adopted for OA2 to reduce its systematic input
offset. Since OA1 must provide an output quiescent current
I0, it is biased with I17 = I0/2 and it is dimensioned such
that W13L13 =
W14
L14
and 5W15L15 =
W16
L16
. The MOS capacitor M27
and the fringe metal capacitor Cc are compensation capacitors
for the feedback loops involving respectively OA1 and OA2.
To avoid coupling digital noise to the gate of M1 via the
output mirrors M1 −MA,B of Fig. 2, the current is mirrored
to MA and MB using the node VG and additional pMOS and
nMOS mirrors (not shown in Fig. 4).
C. Comparator
The delay of the comparator must be negligible with respect
to the oscillation period T . This requires high gain and large
bandwidth in the case of an open-loop topology, or a very
small hysteresis in the case of a Schmitt trigger implemen-
tation. To overcome this problem, within the constraints of
1An external opamp is used only for testing purpose.
2Note that a pad with large ESD protection diodes is connected to one end
of R1.
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Fig. 4. Complete schematic of the current reference.
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Fig. 5. Simplified schematic of autolatch comparator for chop = 0.
a very tight power budget, an autolatch comparator was
introduced. Its schematic is shown in Fig. 5 for the case when
chop = 0 together with some waveforms. The core of the
circuit is a dynamic latch. When a comparison is needed, a
digital circuit resets the latch and then enables it. As long
as VB has not crossed Vr2, V1 goes periodically to Vdd and
V2 to ground. The signal on V2 is inverted and delayed to
generate the RESET signal. V1 and V2 are then pulled up to
Vdd and, after a delay, RESET go low. This cycle is repeated
until VB crosses Vr2 and V1 go low. In this case the output is
represented by the voltage on V1. When chop = 1, the logic
takes care of generating RESET from the appropriate node
and chooses the right output node. The latch is preceded by
a folded preamplifier to prevent kickback noise appearing on
oscillator’s capacitors.
The delay of the comparator can be adjusted controlling the
period of the described cycle. Simulations show that the delay
is less than 13 ns in the worst case (process and temperature)
with a total average current of 30 µA at 1.2 V supply. Low
power is achieved by keeping the devices small, so as to
minimize parasitic capacitance. Small devices have high flicker
noise, but the offset compensation technique described by (3)
also reduces the effect of flicker noise.
III. EXPERIMENTAL RESULTS
The oscillator has been realized in a baseline TSMC 65-nm
CMOS process. The circuit occupies 0.11 mm2 and uses
only 2.5-V I/O thick oxide MOS devices. 1.2-V thin oxide
devices were avoided because of their high gate current,
which is not negligible in very low current circuits. Most of
the area of the circuit is occupied by the current reference
and by the oscillator capacitors3 (Fig. 6). For flexibility in
testing, all the reference voltages (Vref1, Vref2, VR) were
provided externally. For a nominal oscillation frequency of
approximately 100 kHz, the reference current is I1=125 nA
for C∼=6 pF, VR=0.2 V, Vref1=1 V and Vref2=0.6 V. A low
frequency was chosen to reduce the impact of parasitic effects,
such as comparator delay. The total current consumption with
1.2 V supply voltage is 34.3 µA (18.9 µA for comparator
ad logic; 14.4 µA for current reference; 1 µA through pin
Vr1). Note that to reduce the effect of ESD leakage currents,
the current in R1 is relatively large (10 µA). If the reference
voltage VR were integrated on chip, this current would be
negligible. Consumption can be strongly reduced with a less
accurate or duty-cycled comparator. Since the aim is to prove
the feasibility of the proposed concept, the testchip was not
fully optimized for power consumption but for accuracy.
Long-term jitter measurements are reported in Fig. 7, to-
gether with lines showing the extrapolated thermal and flicker
noise components. Period jitter is 52 ns (rms) and is dominated
by comparator thermal noise. After a large number of periods,
jitter is dominated by flicker noise from the current reference.
Relative jitter is defined as the standard deviation of jitter
divided by elapsed time; its value for a time period of the
order of 1 s is an important parameter for time references used
in WSN, since it limits duty-cycle of the receiver when syn-
chronization is performed over a time scale of seconds [1]. It
can be proven that for most oscillators, relative jitter becomes
flat for increasing time, as observed in the measurements. The
relative jitter is 0.1% after 1 s and is negligible compared to
the temperature-induced frequency drift.
3The area labeled as ”capacitors” in Fig. 6 contains also transistors M1 ad
M3 of the current reference, which are required to match with MOS capacitor
CA and CB .
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Fig. 6. Die micrograph of the test chip.
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Fig. 7. Measured long-term jitter vs. time.
Frequency pushing is shown in Fig. 8. The nominal supply
voltage of the circuit should be 2.5 V (with pMOS and nMOS
threshold voltages of 0.63 V and 0.57 V respectively) but
the chosen topologies of the current reference and comparator
allow functionality down to 1.05 V. The upper bound of the
supply voltage is limited to 1.39 V by the start-up circuit in
the current reference. With reference to Fig. 8, Vdda supplies
the current reference, while Vddd supplies the logic and the
comparator. The increase of frequency with Vddd is due to a
decrease in the delay of the comparator, which is related to
the period of RESET in Fig. 5 and is fixed by logic circuitry.
Measurements on 11 samples from one batch show a
frequency spread below 1.1% (3σ) over the range from -22 ◦C
to 85 ◦C after one-point calibration (Fig. 9). For these mea-
surements only, capacitors CA and CB were biased in deep
inversion (Vddd = 1.5 V, Vr1 = 1.6 V, Vr2 = 1.2 V) to ensure
that the spread is only due to the core circuit.
IV. CONCLUSIONS
A fully integrated mobility-based frequency reference has
been presented. Its frequency inaccuracy, due respectively to
temperature, supply variations and noise, amounts to 1.1%
(3σ) from -22 ◦C to 85 ◦C, 0.1% with 0.24 V supply
variation and 0.1% (rms) over 1 s time span. This shows
that, by adopting an appropriate temperature compensation
scheme, mobility can be used to generate a reference frequency
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Fig. 9. Frequency error with respect to average frequency vs. temperature
after one-point trimming at room temperature with VR = 0.25 V for
11 samples; the average frequency (not shown) follows the temperature
dependence of mobility (∼ T−1.5).
accurate enough for WSN applications and that the proposed
architecture is both low-voltage and low-power, as required by
autonomous sensor nodes.
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